

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
8 January 2004 (08.01.2004)


PCT

(10) International Publication Number
WO 2004/004008 A1

- (51) International Patent Classification⁷: **H01L 27/02**,
27/118 [IN/NL]; c/o Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL).
- (21) International Application Number:
PCT/IB2003/002743
- (22) International Filing Date: 17 June 2003 (17.06.2003)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
02077571.4 28 June 2002 (28.06.2002) EP
- (71) Applicant (for all designated States except US): **KONINKLIJKE PHILIPS ELECTRONICS N.V.** [NL/NL];
Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).
- (72) Inventors; and
- (75) Inventors/Applicants (for US only): **LEIJTEN-NOWAK, Katarzyna** [PL/NL]; c/o Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL). **KATOCH, Atul**
- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
- Published:
— with international search report

[Continued on next page]

(54) Title: INTEGRATED CIRCUIT HAVING BUILDING BLOCKS



(57) Abstract: An integrated circuit (300) has a regular grid formed by substantially identical building blocks (100a-i). To avoid possible routing conflicts around the edges of the integrated circuit (300), which can be introduced by the use of a single type of an asymmetric building block, the integrated circuit (300) is extended with routing cells (200) that provide routing at the edges of the grid that are uncovered by the routing networks of the building blocks (100a-i). The routing cells (200) and the switch cell (250) are combined with a first routing structure (330) and a second routing structure (340) to form a routing network (280) surrounding the grid of the integrated circuit (300). Consequently, an integrated circuit (300) is presented that comprises only a single type of building block (100a-i) but still has a fully symmetric routing architecture.

BEST AVAILABLE COPY



— *before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments*

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

INTEGRATED CIRCUIT HAVING BUILDING BLOCKS

The invention relates to an integrated circuit comprising a plurality of substantially identical interconnected building blocks laid out in a regular grid, each building block comprising a logic cell; first routing means coupled to the logic cell for data communication between the logic cell and a first further logic cell on the grid in a first direction; second routing means coupled to the logic cell for data communication between the logic cell and a second further logic cell on the grid in a second direction; and switch means for coupling the first routing means to the second routing means.

In the field of semiconductors, a lot of effort is put into the creation of versatile integrated circuits. Because of the development cost of integrated circuits (ICs) and electronic devices carrying such circuits, it is desirable to have integrated circuits that are capable of performing a large number of tasks, in order to reuse the available hardware as much as possible. A possible realization of this objective is by means of reconfigurable ICs, e.g. field-programmable gate arrays (FPGAs). Such circuits typically comprise a number of building blocks, which include a programmable logic unit capable of executing a number of tasks and programmable routing hardware for providing an interconnection or routing network between the building blocks. Typically, the building blocks are arranged in a regular pattern, i.e. a grid, in order to keep the interconnections between the various building blocks short, which contributes to a good performance of the IC. It is important that the routing network is as complete as possible, e.g. that the data paths between the building blocks are kept as short as possible, because this reduces the impact of inter-building block data communication on the performance of the IC.

A complication in the design of such ICs is that, although the overall symmetry of the grid is high, the symmetry of the building blocks itself is typically low. For instance, the building block will have routing means on one edge for routing data from and to the logic cell in a first direction and will have further routing means on a second edge of the building block for routing data from and to the logic cell in a second direction. This implies that the other edges of the building blocks lack routing hardware, which creates routing

problems at the edges of the grid that are formed by edges of building blocks lacking routing resources, especially if those building blocks require off-grid data communication. In some cases, this will mean that some tasks cannot be mapped on the IC, because the routing infrastructure required for that particular task is unavailable. Although the problem can be solved by extending the building blocks with routing hardware on all its edges, this solution is considered undesirable because it drastically increases the already substantial silicon real estate, which adds to both the complexity and the cost of the IC.

US 6002268 provides a solution for this problem by disclosing an FPGA that has been extended with a padframe surrounding the grid of the FPGA. The padframe has the dedicated task of providing routing interconnections between the building blocks of the grid and I/O cells outside the grid. This is a disadvantage, because the padframe increases the silicon real estate while offering only limited functionality. It is pointed out that one of the main bottlenecks in the design of reconfigurable logic devices is the significantly smaller area effectiveness in comparison to dedicated devices, which emphasizes the need for area efficient solutions to the aforementioned routing issues.

Inter alia, it is an object of the present invention to provide an integrated circuit according to the opening paragraph having more versatile routing functionality around the grid.

The invention is described by the independent claims. The dependent claims define advantageous embodiments.

The invention is based on the realization that integrated circuits having a repetitive structure can be designed by combining building blocks to form the desired IC. The main design effort is the design of the building block that has to be capable of executing a number of desired tasks. This includes the design of the logic unit as well as the design of the first and second routing means. After this has been realized, the grid is built up in a straightforward fashion by combining the building blocks in a tile-like fashion.

Consequently, the combined first routing means of the building blocks forming a first edge of the grid as well as the combined second routing means of the building blocks forming a second edge of the grid already combine into a partial routing network surrounding the grid. The routing network is completed by the application of routing cells, e.g. routing tiles, to the edges of the grid that are not covered by the partial routing network formed by the combined first and second routing means. This has the advantage that this routing network can be easily

formed by combining routing hardware that is already present with the dedicated routing tiles, which yields a routing network that can be used for both intra-grid and off-grid communication. A switch cell, which has the function of coupling one part of the routing network to another part of the routing network, completes the routing network. This switch
5 cell, which preferably is a separate tile, but which can also be integrated in one of the routing cells or in a building block of the grid, typically couples a subset of the plurality of routing cells to one of the first and second subsets of the plurality of building blocks.

It is emphasized that although the inclusion of additional routing and switch cells increases the number of building blocks that have to be designed, this is not a
10 disadvantage, because the routing cells and switch cells are of relatively low complexity. Therefore, they can be designed rapidly, and since their availability reduces the design effort required for the development of the building blocks, the overall design effort does not necessarily increase. In addition, because a single type building block for the grid can be used, the scalability of the IC is enhanced, which is an important advantage in terms of
15 design reuse.

It is an advantage if each routing cell from the plurality of routing cells is arranged to connect at least a neighboring logic cell in the grid to off-grid hardware. Although the routing cells can be used to upgrade the on-grid routing facilities, the routing cells are preferably used to improve the routing between the building blocks in the grid and
20 off-grid hardware. This improves the flexibility of the IC and allows for the mapping of a wider range of tasks on the IC. It is pointed out that one routing cell can be used to provide routing to more than one building block; i.e. several building blocks can share a routing cell.

It is another advantage if the integrated circuit further comprises a plurality of interconnect cells being arranged to connect the building blocks from the first subset and the
25 second subset to off-grid hardware.

Even though the interconnection hardware for connecting the building blocks forming the first and second subsets to off-grid hardware can be included in these building blocks, it is preferred to provide this interconnection hardware by means of separate interconnect cells, e.g. tiles that provide this interconnection hardware. This has the
30 advantage that the building blocks forming the grid can be kept as similar as possible. Obviously, such interconnect functionality is preferred to be also present at the edges of the grid covered by the routing cells. Additional interconnect cells can be used on those edges, although it is preferred that the interconnect functionality is integrated in the routing cells.

It is yet another advantage if the switch means comprise a plurality of programmable switches.

The inclusion of programmable switches in the switch means makes the switch means reconfigurable. Consequently, the on-grid routing between the various building blocks through their first and second routing means becomes very flexible, thus further enhancing the flexibility of the IC by allowing the mapping of a wider range of tasks on the IC.

In another embodiment of the present invention, the building blocks have a substantially rectangular shape; and the plurality of routing cells comprises: a first subset of routing cells for integrating a third subset of the plurality of building blocks into the routing network via a first side of the rectangular shape; and a second subset of routing cells for integrating a fourth subset of the plurality of building blocks into the routing network via a second side of the rectangular shape, the first side being different in length to the second side.

If the building blocks are not squares but rectangular of shape, it can be necessary to have more than one size of routing cell to avoid mapping, i.e. layout, issues. Obviously, the width of the routing cell is typically defined by the width of the building block facing the edge of the grid. With rectangularly shaped building blocks, this leads to two subsets of routing cells, with their respective widths matching the dimensions of the sides of the building blocks.

The performance demands on electronic devices, e.g. systems-on-chip, are becoming higher and higher, not only in terms of speed but also in terms of functional versatility. The inclusion of an integrated circuit according to the present invention in such devices improves the functional versatility of the electronic device, because a large number of tasks can be mapped on the IC. Consequently, the electronic device requires less dedicated hardware, which reduces the silicon real estate of the electronic device and yields a device that can be produced at a lower cost than devices lacking an IC according to the present invention.

The design method of the present invention allows for a straightforward design of ICs having a highly symmetrical grid, which reduces the design effort for such ICs, especially when the routing cells and the switch cells can be added to the grid as tiles, preferably by utilizing a graphical user interface of some description. Consequently, the time-to-market for ICs being developed by this method is reduced, which is an important advantage.

The invention is described in more detail and by way of non-limiting examples with reference to the accompanying drawings, wherein:

Fig. 1 depicts an exemplary building block of an IC having a grid of such building blocks;

Figs. 2a-2c depict the various types of routing cells according to the present invention;

Fig. 3 shows an IC with a surrounding routing network according to the present invention;

Fig. 4 shows another IC with a surrounding routing network according to the present invention; and

Fig. 5 depicts an electronic device having an IC according to the present invention.

Fig. 1 shows a building block 100 for a grid of a reconfigurable circuit, e.g. a fine-grained device like an FPGA, or a coarser grained reconfigurable circuit. Typically, building block 100 includes a logic unit 120 that is capable of performing a number of tasks, from which a task can be selected by configuring the logic unit 120. The logic unit 120 of building block 100 is coupled to a first routing network 130 through a connection box 150V to enable data communication with other building blocks in the grid in a first, e.g. vertical direction. In addition, logic unit 120 is coupled to a second routing network 140 through a connection box 150H to enable data communication with other building blocks in the grid in a second, e.g. horizontal direction. The first routing network 130 and the second routing network 140 are coupled through a plurality of programmable switches 162 in switch box 160. The use of programmable switches enables the configurable routing of the grid, i.e. the data communication interconnect of the building blocks. Building block 100 further comprises a plurality of interconnections 122 for coupling the building block to other building blocks in the grid.

It is emphasized that this architecture of building block 100 is by way of non-limiting example only. Other, well-known architectures of building blocks for regular grids are equally acceptable without departing from the teachings of the present invention. In addition, it should be understood by those skilled in the art that the routing architectures

formed by routing networks 130 and 140 and switch box 160 are depicted in a highly schematic manner and by way of non-limiting example; more complex architectures can be thought of, in which unidirectional, bidirectional and buffered routing structures may be present without departing from the scope of the present invention.

5 Preferably, a grid of a reconfigurable circuit is built up by substantially identical building blocks like building block 100, because this requires little design effort. But, as can be seen in Fig. 1, such building blocks are typically asymmetric, because routing networks 130 and 140 only cover two sides of the building block 100. This asymmetry will be reflected in the grid being substantially asymmetrical, and will result in the lack of routing
10 hardware on the edges of the grid that are formed by the sides of building blocks that are uncovered by a routing network. Therefore, up until now the grids of reconfigurable circuits have been built up by using a plurality of types of building blocks to ensure the presence of a complete routing network on the grid or by using a dedicated grid-surrounding routing network to avoid the routing problems on the edges of grids resulting from the use of a single
15 type of building block 100.

However, the use of the cells of the present invention as displayed in Figs. 2a-2c enables the application of a single type of building block 100 without the need for a dedicated grid-surrounding network, because the use of these cells solves the routing problems on the uncovered edges of the grid. In Fig. 2a, a routing cell is depicted. The
20 routing cell 200 includes routing wiring 210 coupled to a switch cell 230, which includes programmable switches 232. Such a switch cell 230 can also be used as an independent building block for interconnecting neighboring routing cells, although this has the disadvantage that the number of different types of building blocks increases. In addition, the routing cell 200 includes a connection box 220 for connecting a logic cell of a building block
25 100 to the routing cell 200. Preferably, routing cell 200 further has interconnects 240 for connecting the routing network surrounding the grid to off-grid hardware, although this functionality can also be implemented by using interconnect cells (as set out below). It is emphasized that the layout of routing cell 200 as depicted in Fig. 2a corresponds with the routing architecture of the logic cell 100 by way of example only. It will be obvious that if
30 the routing architecture of logic cell 100 is changed, the architecture of routing cell 200 changes accordingly (as will be set out below).

In Fig. 2b, a switch cell 250 including programmable switches 252 is shown. Such a switch cell can be used to interconnect various segments of the routing network surrounding the grid. In a preferred solution, only one switch cell 250 is required to complete

the routing network surrounding the grid. It is emphasized that the switch cell 250 can be integrated in a routing cell 200 without departing from the scope of the invention.

In Fig. 2c, an interconnect cell 260 is shown. Such an interconnect cell can be used to interconnect a building block 100 on the edge of the grid to off-grid hardware. The
5 interconnect cell 260 may be integrated in a building block 100 on the edge of the grid. This will still leave the building block 100 substantially the same as the other building blocks in the grid. However, it is preferred that interconnect cell 260 is an autonomous cell, so that only a single type of building block 100 has to be designed. In addition, the interconnect cells can be present as autonomous cells on the edges of the grid covered by the routing cells 200,
10 if these cells lack such functionality themselves.

In Fig. 3, an exemplary combination of the various elements as depicted in Fig. 2 with a grid formed by building blocks as depicted in Fig. 1 is presented. Integrated circuit 300 has a plurality of building blocks 100a-i that are organized in a regular grid. The first routing networks of the building blocks 100a,d,g, 100b,e,h and 100c,f,i form vertical
15 routing structures on the grid via the respective switch cells of the building blocks 100a-i. The second routing networks of the building blocks 100a,b,c 100d,e,f and 100g,h,i form horizontal routing structures on the grid via the respective switch cells of the building blocks 100a-i. The asymmetric nature of the respective building blocks 100a-i are reflected in the asymmetry of the formed grid of IC 300. The grid lacks routing structures at the top and left
20 edges of the grid.

Now, according to the present invention, the routing structures that are already present on the edges of the grid are being used to form a routing network 280 surrounding the complete grid. A first part of the routing network 280 is formed by the routing structure 330, which includes the first routing networks of a first subset of the plurality of building blocks,
25 i.e. building blocks 100c,f,i. A second part of the routing network 280 is formed by the further routing structure 340, which includes the second routing networks of a second subset of the plurality of building blocks, i.e. building blocks 100g-i. In addition, routing cells 200 are used to provide routing means on the top and left edges of the grid by coupling the routing cells 200 to the top edges of building blocks 100a-c and the left edges of building
30 blocks 100a,d,f. This way, the routing cells 200 also form a part of a routing network 280 surrounding the grid. The further routing structure 340 is coupled to the part of the routing network 280 formed by the routing cells 200 via switch cell 250, which completes the routing network 280. The routing network 280 is depicted by a single bold line for reasons of clarity only. The structure of IC 300 is completed by interconnect cells 260, which couple

respective building blocks 100g-i and 100c,f,i to off-grid hardware, e.g. a data communication bus or other communication hardware. Consequently, a reconfigurable IC 300 is obtained with high symmetry and large routing flexibility, which advantageously implies that a large number of applications can be mapped on the grid of IC 300.

5 In the embodiment shown in Fig. 3, the routing cells 200 include an interconnect cell like interconnect cell 260 to provide the desired interconnectivity between the grid and external hardware. However, it is pointed out that this is not strictly necessary; routing cells 200 do not have to include such functionality, in which case interconnect cells 260 can be found on all edges of the grid. Furthermore, it is emphasized that other layouts of
10 the routing cells 200 are possible without departing from the scope of the present invention; the routing cells 200 on the left hand side of the grid can for instance be aligned alongside a single building block, in which case switch cell 250 will be located in the top left edge of the IC 300. Obviously, terms like left, right, top and bottom should not be considered limiting, they are merely used for reasons of clarity only. In addition, the routing cells can be designed
15 to cover more than one building block 100, for instance by including a plurality of switch cells 230 in the routing cell 200. In such designs, a routing cell 200 will typically provide routing for a number of building blocks, the number being equal to the number of switch cells 230 included.

If the building blocks 100 that form the grid of IC 300 have a rectangular
20 shape other than a square, it is necessary to use two sizes of routing cells 200. An exemplary and schematic layout of such an IC 300 is given in Fig. 4.

A first subset of routing cells 200, i.e. routing cells 200a-c is used for integrating a third subset of the plurality of building blocks, i.e. building blocks 100a-c, into the routing network via a first side of their rectangular shape, and a second subset of routing
25 cells 200, i.e. routing cells 200d-f is used for integrating a fourth subset of the plurality of building blocks, i.e. building blocks 100a,d,g into the routing network via a second side of their rectangular shape, the first side being different in length to the second side. Typically, the first subset of routing cells will have a length w_1 corresponding with the width of a building block 100 and the second subset of routing cells 200 will have a length w_2
30 corresponding with the length of a building block 100.

The same applies to the interconnect cells 260. A first subset of interconnect cells 260, i.e. routing cells 260a-c is used for connecting a subset of the plurality of building blocks, i.e. building blocks 100a-c, to off-grid hardware via a first side of their rectangular shape, and a second subset of interconnect cells 260, i.e. interconnect cells 260d-f is used for

connecting a further subset of the plurality of building blocks, i.e. building blocks 100c,f,i to off-grid hardware via a second side of their rectangular shape.

Fig. 5 shows an electronic device 500 having an integrated circuit 300 according to the present invention. Integrated circuit 300 is coupled to a data communication bus 560 or another data communication architecture, as are processing element 520, which typically is arranged to perform a dedicated task, and data storage element 540, e.g. a RAM, ROM or other memory device. Electronic device 500, which can be a mobile phone, a navigation system or another device for processing digital data, benefits from the presence of an integrated circuit 300 according to the invention, because integrated circuit 300 combines a large degree of routing flexibility, which increases the number of possible tasks that such a reconfigurable circuit can perform, with a reduced price, because the design effort for such a circuit is relatively small due to the fact that only one type of building block for the grid has to be designed. Therefore, the electronic device 500 can be marketed at a competitive price while offering versatile functionality because of the large number of tasks that can be mapped on the IC 300.

The teachings of the present inventions allow for a very effective design method of integrated circuits like FPGAs and other reconfigurable circuits.

As already mentioned, the main bottleneck in the design of such circuits is the design of the building blocks that are to form the grid of the integrated circuit. To avoid routing issues that are associated with the aforementioned asymmetries that are introduced by designing a single type of cell, at least two, symmetrical complementary, type of building blocks are designed. This increases the complexity of the design process and the related time-to-market of the integrated circuit, which is a disadvantage in a market where short times-to-market are an important factor in the success of a semiconductor product.

In the method of the present invention, a first step includes the designing of a plurality of substantially identical interconnected building blocks, each building block comprising a logic cell, the building block further having first routing means coupled to the logic cell for data communication between the logic cell and a first further logic cell on the grid in a first direction and having second routing means coupled to the logic cell for data communication between the logic cell and a second further logic cell on the grid in a second direction, with the building block further comprising switch means for coupling the first routing means to the second routing means. In other words, a single type of building block is designed, which reduces the design effort required for the development of the integrated circuit. Subsequently, the plurality of building blocks is laid out in a regular grid.

To avoid the negative consequences of the routing asymmetry in the laid-out grid, the method further comprises the step of designing a routing network surrounding the grid by including a first subset of the plurality of building blocks that have their respective first routing means form a part of a routing network surrounding the grid, a second subset of the plurality of building that have their second routing means form a further part of a routing network surrounding the grid and a plurality of routing cells and a switch cell for completing the routing network surrounding the grid. The combination of routing hardware that is already present on the edges of the grid with the dedicated routing cells and the switch cell eliminates the routing asymmetry of a grid that is built up by single type building blocks. The dedicated routing cells and the switch cell are relatively simple modules that can be easily designed in a separate design step. Consequently, the method of the present invention involves the design of a single type of building block only combined with the design of a complete and symmetrical routing infrastructure of the integrated circuit.

It is emphasized that the modular character of the various elements that are combined into an integrated circuit designed with the method of the invention makes this method particularly suitable to be integrated into a computer aided design (CAD) tool for the design of the intended integrated circuits.

It should be noted that the above-mentioned embodiments illustrate rather than limit the invention, and that those skilled in the art will be able to design many alternative embodiments without departing from the scope of the appended claims. In the claims, any reference signs placed between parentheses shall not be construed as limiting the claim. The word "comprising" does not exclude the presence of elements or steps other than those listed in a claim. The word "a" or "an" preceding an element does not exclude the presence of a plurality of such elements. In the device claim enumerating several means, several of these means can be embodied by one and the same item of hardware. The mere fact that certain measures are recited in mutually different dependent claims does not indicate that a combination of these measures cannot be used to advantage.

CLAIMS:

1. An integrated circuit comprising:
a plurality of substantially identical interconnected building blocks laid out in
a regular grid, each building block comprising:
a logic cell;
5 first routing means coupled to the logic cell for data communication between
the logic cell and a first further logic cell on the grid in a first direction; and
second routing means coupled to the logic cell for data communication
between the logic cell and a second further logic cell on the grid in a second direction, and
switch means for coupling the first routing means to the second routing means;
10 characterized in that:
a first subset of the plurality of building blocks have their respective first
routing means form a part of a routing network surrounding the grid;
a second subset of the plurality of building have their second routing means
form a further part of a routing network surrounding the grid; and
15 the integrated circuit further comprises a plurality of routing cells being
coupled to the part and the further part of the routing network for completing the routing
network surrounding the grid.
2. An integrated circuit as claimed in claim 1, characterized in that the plurality
20 of routing cells comprises a switch cell for coupling a subset of the plurality of routing cells
to one of the first subset and second subset of the plurality of building blocks.
3. An integrated circuit as claimed in claim 1, characterized in that each routing
cell from the plurality of routing cells is arranged to connect at least a neighboring logic cell
25 in the grid to off-grid hardware.
4. An integrated circuit as claimed in any of the claims 1-3, characterized by
further comprising a plurality of interconnect cells being arranged to connect the building

blocks from the first subset and the second subset to off-grid hardware.

5. An integrated circuit as claimed in claim 1, characterized in that the switch means comprise a plurality of programmable switches.

5

6. An integrated circuit as claimed in claim 1, characterized in that:
the building blocks have a substantially rectangular shape; and
the plurality of routing cells comprises:
a first subset of routing cells for integrating a third subset of the plurality of
10 building blocks into the routing network via a first side of the rectangular shape; and
a second subset of routing cells for integrating a fourth subset of the plurality
of building blocks into the routing network via a second side of the rectangular shape, the
first side being different in length to the second side.

15 7. An electronic device, comprising:
data communication means;
a data storage element coupled to the data communication means for storing
data;
a processing element coupled to the data communication means for processing
20 of data by execution of a dedicated task; and
an integrated circuit as claimed in claim 1 for further processing of data by
execution of a task from a plurality of tasks, the task being selectable by means of
configuring the integrated circuit, the integrated circuit being coupled to the data
communication means.

25

8. A method of designing an integrated circuit, comprising:
designing a plurality of substantially identical interconnected building blocks,
each building block comprising:
a logic cell;
30 first routing means coupled to the logic cell for data communication between
the logic cell and a first further logic cell on the grid in a first direction; and
second routing means coupled to the logic cell for data communication
between the logic cell and a second further logic cell on the grid in a second direction, and
switch means for coupling the first routing means to the second routing means;

laying out the plurality of building blocks in a regular grid;
characterized in that the method further comprises the step of:
designing a routing network surrounding the grid by including:
a first subset of the plurality of building blocks that have their respective first
5 routing means form a part of the routing network;
a second subset of the plurality of building blocks that have their second
routing means form a further part of a routing network; and
a plurality of routing cells coupled to the part and further part of the routing
network for completing the routing network surrounding the grid.

10

9. A method as claimed in claim 8, characterized by further comprising the step
of adding interconnect means for connecting a plurality of building blocks on an edge of the
grid with off-grid hardware.

CLAIMS with reference numbers:

1. An integrated circuit (300) comprising:
a plurality of substantially identical interconnected building blocks (100) laid out in a regular grid, each building block comprising:
a logic cell (120);
5 first routing means (130) coupled to the logic cell (120) for data communication between the logic cell (120) and a first further logic cell on the grid in a first direction; and
second routing means (140) coupled to the logic cell (120) for data communication between the logic cell (120) and a second further logic cell on the grid in a
10 second direction, and
switch means (160) for coupling the first routing means to the second routing means;
characterized in that:
a first subset (100c; 100f; 100i) of the plurality of building blocks have their
15 respective first routing means (130) form a part (330) of a routing network (280) surrounding the grid;
a second subset (100g-i) of the plurality of building have their second routing means (140) form a further part (340) of a routing network (280) surrounding the grid; and
the integrated circuit (300) further comprises a plurality of routing cells (200,
20 250) being coupled to the part (330) and the further part (340) of the routing network (280) for completing the routing network (280) surrounding the grid.
2. An integrated circuit (300) as claimed in claim 1, characterized in that the plurality of routing cells (200, 250) comprises a switch cell (250) for coupling a subset of the
25 plurality of routing cells (200) to one of the first subset (100c; 100f; 100i) and second subset (100g-i) of the plurality of building blocks (100).
3. An integrated circuit (300) as claimed in claim 1, characterized in that each routing cell from the plurality of routing cells (200) is arranged to connect at least a

neighboring logic cell in the grid to off-grid hardware.

4. An integrated circuit (300) as claimed in any of the claims 1-3, characterized by further comprising a plurality of interconnect cells (260) being arranged to connect the building blocks from the first subset (100c; 100f; 100i) and the second subset (100g-i) to off-grid hardware.

5. An integrated circuit (300) as claimed in claim 1, characterized in that the switch means (160) comprise a plurality of programmable switches (162).

6. An integrated circuit (300) as claimed in claim 1, characterized in that:
the building blocks (100) have a substantially rectangular shape; and
the plurality of routing cells (200) comprises:
a first subset of routing cells (200a-c) for integrating a third subset of the plurality of building blocks (100a-c) into the routing network via a first side of the rectangular shape; and
a second subset of routing cells (200d-f) for integrating a fourth subset of the plurality of building blocks (100a; 100d; 100g) into the routing network via a second side of the rectangular shape, the first side being different in length to the second side.

7. An electronic device (500), comprising:
data communication means (560);
a data storage element (540) coupled to the data communication means (560) for storing data;
a processing element (520) coupled to the data communication means (560) for processing of data by execution of a dedicated task; and
an integrated circuit (300) as claimed in claim 1 for further processing of data by execution of a task from a plurality of tasks, the task being selectable by means of configuring the integrated circuit (300), the integrated circuit (300) being coupled to the data communication means (560).

8. A method of designing an integrated circuit (300), comprising:
designing a plurality of substantially identical interconnected building blocks (100), each building block comprising:

a logic cell (120);

first routing means (130) coupled to the logic cell (120) for data communication between the logic cell (120) and a first further logic cell on the grid in a first direction; and

5 second routing means (140) coupled to the logic cell (120) for data communication between the logic cell (120) and a second further logic cell on the grid in a second direction, and

switch means (160) for coupling the first routing means (130) to the second routing means (140);

10 laying out the plurality of building blocks (100) in a regular grid;

characterized in that the method further comprises the step of:

designing a routing network (280) surrounding the grid by including:

a first subset (100c; 100f; 100i) of the plurality of building blocks (100) that have their respective first routing means (130) form a part (330) of the routing network (280);

15 a second subset (100g-i) of the plurality of building blocks (100) that have their second routing means (140) form a further part (340) of a routing network (280); and

a plurality of routing cells (200, 250) coupled to the part (330) and further part (340) of the routing network (280) for completing the routing network (280) surrounding the grid.

20

9. A method as claimed in claim 8, characterized by further comprising the step of adding interconnect means (260) for connecting a plurality of building blocks (100) on an edge of the grid with off-grid hardware.

1/3




FIG. 1




FIG. 2a




FIG. 2b




FIG. 2c




FIG.3




FIG. 4




FIG. 5

INTERNATIONAL SEARCH REPORT

PCT/IB 03/02743

A. CLASSIFICATION OF SUBJECT MATTER
IPC 7 H01L27/02 H01L27/118

According to International Patent Classification (IPC) or to both national classification and IPC

B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)
IPC 7 H01L G06F

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the International search (name of data base and, where practical, search terms used)

EPO-Internal, PAJ

C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	WO 98 55918 A (DYNACHIP CORP) 10 December 1998 (1998-12-10) cited in the application page 28, line 23 - page 31, line 21; figures 19-21	1-9
Y	GB 2 280 293 A (HEWLETT PACKARD CO) 25 January 1995 (1995-01-25) the whole document	1-9
A	US 2001/0014965 A1 (HIRAGA TAKEFUMI) 16 August 2001 (2001-08-16) the whole document	1-9
A	EP 0 748 052 A (IBM) 11 December 1996 (1996-12-11) page 5, line 33 - page 6, line 4; figure 4	1-9

☐ Further documents are listed in the continuation of box C.

☒ Patent family members are listed in annex.

* Special categories of cited documents:

- *A* document defining the general state of the art which is not considered to be of particular relevance
- *E* earlier document but published on or after the international filing date
- *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- *O* document referring to an oral disclosure, use, exhibition or other means
- *P* document published prior to the international filing date but later than the priority date claimed

T later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

X document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

Y document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

Z document member of the same patent family

Date of the actual completion of the international search

24 October 2003

Date of mailing of the international search report

31/10/2003

Name and mailing address of the ISA
European Patent Office, P.B. 5818 Patentlaan 2
NL - 2280 HV Rijswijk
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,
Fax: (+31-70) 340-3016

Authorized officer

Albrecht, C.

INTERNATIONAL SEARCH REPORT

PCT/IB 03/02743

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
WO 9855918	A	10-12-1998	US 6025736 A	15-02-2000
			US 6002268 A	14-12-1999
			AU 7812798 A	21-12-1998
			WO 9855918 A1	10-12-1998
			US 6130550 A	10-10-2000
GB 2280293	A	25-01-1995	DE 4425552 A1	02-02-1995
			JP 7066718 A	10-03-1995
			US 5519629 A	21-05-1996
US 2001014965	A1	16-08-2001	JP 3063828 B2	12-07-2000
			JP 10270563 A	09-10-1998
EP 0748052	A	11-12-1996	US 5692147 A	25-11-1997
			EP 0748052 A1	11-12-1996
			JP 9246954 A	19-09-1997

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ BLACK BORDERS
- ☐ IMAGE CUT OFF AT TOP, BOTTOM OR SIDES
- ☒ FADED TEXT OR DRAWING
- ☐ BLURRED OR ILLEGIBLE TEXT OR DRAWING
- ☐ SKEWED/SLANTED IMAGES
- ☐ COLOR OR BLACK AND WHITE PHOTOGRAPHS
- ☐ GRAY SCALE DOCUMENTS
- ☐ LINES OR MARKS ON ORIGINAL DOCUMENT
- ☐ REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY
- ☐ OTHER: _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.